

FIG. 1




FIG. 2




FIG. 3





FIG. 4

34-002 Lee et al.

FIG. 5







FIG. 6

701  
Clock

703  
ADC  
Output

705  
Clock/2

707  
Chopped NRZ  
Encoded Output



Clock cycle  
709